International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering ISO 3297:2007 Certified

Vol. 5, Issue 4, April 2017

# Design of Low-Power Reversible Carry Select Adder using D-Latch 

Chaluvadi Prasanth ${ }^{1}$, Mante Anil ${ }^{1}$, Kolla Sahithi ${ }^{1}$, K. Vijay Raviteja ${ }^{1}$<br>Dept of ECE, GITAM University, Hyderabad, India ${ }^{1}$


#### Abstract

Most important design parameter in integrated circuit is Power dissipation after speed. Adders are one of the basic fundamental component in such circuit, designing much efficient Adder results in optimizing whole circuit. Due to rapid growth in technology there is a need of fast processing arithmetic unit, so Carry Select Adder (CSLA) is one of the fast processing adder. By observing the CSLA circuitry it is noticed that, further optimization can be achieved in various criteria. Power dissipation results only when bits are lost while processing, as per Launder's principle, KTln2 heat is dissipated if there is any loss in bit. Since conventional CSLA is designed using irreversible logic gates which it results much more power dissipation but it can be overcome by employing reversible logic to reduce power dissipation till some extent. By using this idea, following paper proposes a efficient technique to design 8-bit CSLA using reversible logic, for this purpose this paper undertakes 8-bit CSLA with D Latch.. This paper evaluates the proposed design in-terms of power, delay, garbage output, quantum cost and number of gates using 90 nm CMOS process technology for n-bits. All the works related to proposed design carried in cadence virtuoso tool and by comparing the simulation results and analysis this paper observed that, proposed reversible CSLA using D-latch attains low power dissipation which is equal to 74.1238 uW , which shows decrease in $65.175 \%$ than irreversible CSLA using D-latch.


Keywords: Carry Select Adder (CSLA), Quantum Cost (QC), Garbage Outputs (GO), Fredkin gate (F), Peres Gate (PG), Feynman gate(FG), Reversible D Flip Flop(RDF), Reversible MUX(RMUX), Reversible Ripple carry adder (RRCA),Ripple carry adder (RCA), Reversible full adder (RFA) .

## 1. INTRODUCTION

Most important arithmetic function used widely in all types of digital circuit is adder, it plays vital role in analyzing whole digital hardware. Due to emerging technology several techniques are disclosed to design efficient adder hardware which results in power, delay and area optimization. Since millions of instructions should be performed by any digital device where various addition operations take place so there is need of optimizing above three parameters. But among these constraints power dissipation is one of the major challenging problems since it results various issues. As per Launder whenever a digital system transmits data from the previous bits then certain amount of energy dissipated, in this case if there is any bit is lost then certain amount of power is leaked. In order to overcome this problem it is necessary to recover those bits which are lost. And also as per CH. Bennett [1, 2] no energy dissipates when system travels from initial to final position. Since this both can be achieved by using reversible logic, it is strongly recommended. There are various adders, Ripple carry adder is one of the efficient adder which is easy to design and also easy to analyze but slow in processing. In order to achieve much more speed using carry look a-head adder is advisable but major drawback of this is consumes more area [3]. By keeping these two major drawbacks, carry select adder is advisable but there is need to optimize in certain aspects because in CSLA either area or delay can be optimize but not both due to utilization multiple RCA pairs to generate partial sum and carry by considering Cin= 0 in first stage and $\mathrm{Cin}=1$ in second stage, final results can be obtained by using pairs of multipliers. By keeping this point in view the following paper used CSLA with D-Latch [9] which eliminates RCA's in second stage, where area is optimize but not power dissipation.

The design flow of Reversible CSLA using D-latch explained in this paper is segregated into five sections. Section 2, discuss about existing work, Section 3, it explains proposed design. Section 4, it shows the simulation results of each and every circuit along with the power curve and shows separately overall power to imply power reduction. Section 5, mathematical analysis for $n$-Bit Reversible CSLA using D-latch. Section 6, conclusion.

## 2. EXISTING WORK

In designing any digital system using reversible logic number of gates, quantum cost and garbage outputs are major parameters for analyzing had defined in [4]. In this paper in section 5 above parameters are analyzed for proposed circuit.

International Journal of Innovative Research in
Electrical, Electronics, Instrumentation and Control Engineering
ISO 3297:2007 Certified
Vol. 5, Issue 4, April 2017
As per the conventional CSLA architecture[8] clearly implies that due to the presence of RCA each and every stage, it occupies much area and also take some time to process operation, since carry as to propagate from previous stage to present stage where it takes some time to propagate.
By keeping this as main point in [5, 6,7] RCA's in second stage of CSLA replaced by binary excess converter (BEC) to achieve lower area and less power dissipation by reducing number of gates in CSLA. Area and power dissipation in CSLA using BEC observed $17.4 \%$ and $15.4 \%$ reduction comparing with conventional CSLA i.e. in case of 8-bit CSLA using BEC power dissipation is 188.4 uW [8]. But major drawback of this design is delay increased slightly comparing with conventional CSLA. Fig 2 explains CSLA with BEC architecture clearly.
Due to this drawback, in [9] designed CSLA using D-latch. In this design style BEC is replaced with D-latch with enable signal. Since D-latch provides output as one when enable signal is one so it is used for load and store operation. In this case output always changes with the change of enable signal. By using this concept, CSLA with D-latch designed in [9]. Fig 3 explains clearly its architecture. In this case input bits are increasing constantly stage by stage.


Fig 1. 16-bit Irreversible CSLA with D-latch
It is observed that designed circuit is optimized in terms of area, power and delay comparing with all the above circuits. But after having clear analysis on CSLA with D-latch [9] clearly implies that it can be possible to optimize power much more. By taking this as main criteria, this paper proposes a new design of CSLA using D-latch using reversible logic to optimize power further extent.

In order to design reversible CSLA using D-larch this paper need to design each and every circuitry using reversible logic. Among that D Flip flop is one of the block, in order to have reversible D flip flop this paper used three reversible gates i.e. F gate, and two FG gate from [10]whose garbage output is 2 and quantum cost is 7 and also $2 \times 1$ MUX using $F$ gate from [10]. Simulation results are discussed in section 4.


Fig 2. Reversible D Flip Flop (RDF)

## 3. PROPOSED CSLA USING D-LATCH

In order to design proposed circuit, there is need of designing the supporting circuitry in reversible logic. This paper consider [9] as its base paper.

### 3.1. Reversible Full Adder

Full adder calculates binary data and accounts for carried values in and out. It adds three bits and provides sum and carry. It can be designed in various styles, but in this paper full adder is designed in reversible logic using two PG gates. Simulation results of RFA are discussed in section 4.

International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering ISO 3297:2007 Certified
Vol. 5, Issue 4, April 2017


Fig 3. Reversible Full Adder

### 3.2. Reversible Ripple Carry Adder

It is possible to design logic to add n-bits by using multiple full adders where Cin of each full adder is Cout of previous full adder. Since in this logic circuit the carry ripples from first stage to last stage it is called as RCA. In order to design RRCA this paper cascades RFA, since this paper uses 2-bit RRCA it cascades two RFA.Fig 5 explains detail architecture of 2 bit Reversible RCA.


Fig 4 Reversible 2 bit Ripple Carry Adder

### 3.3. Reversible CSLA using D-latch

Architecture of proposed 8-bit CSA is shown in Fig 6. In order to design this paper used reversible 2-bit RCA, reversible D flip flop and reversible MUX. It consists of four groups of same size RRCA and RDF. Instead of using two irreversible RCA and D latch [9] this paper used one reversible RCA and reversible D latch and also replaced irreversible MUX by reversible MUX which results in power optimization.

In this proposed circuit operation of the given bits are performed in both RRCA and RDF at same time by considering $\operatorname{Cin}=0$ and $\mathrm{Clk}=1$ respectively. This both outputs are feed to reversible MUX. Previous stage Cout is feed to reversible MUX as a selection line, then depending on selection line value RMUX triggers the respective input as output value and it is considered as a sum of the respective group. And the Cout which is obtained in this group from RMUX is considered as a selection line in adjacent group.


Fig 5. 8-Bit Reversible CSLA using Reversible D-latch
Fig 7 shows internal architecture of group 2 of proposed 8-bit reversible CSLA. In this group addition of two bits A2, B2, A3 and B3 are performed by using two reversible full adders. The third input for both adders are considered as Cin $=0$. Group 2 consists of three RDF where two RDF are used to store the sums from each RRCA and last one is used to store the carry. Reversible MUX is used to evaluate respective sum and carry values depending on previous stage carry. For this purpose this paper designed 6:3 RMUX i.e. combination of three 2:1 RMUX and also designed 3:3 RDF i.e. combination three RDF where two of them use to store sum values and third one used to store carry.

## International Journal of Innovative Research in

 Electrical, Electronics, Instrumentation and Control EngineeringISO 3297:2007 Certified
Vol. 5, Issue 4, April 2017


Fig 6 Internal architecture of Group 2

## 4. SIMULATION RESULTS OF PROPOSED REVERSIBLE CSLA

In these section simulation results of each and every reversible logic used in design is shown which are obtained through cadence virtuoso.


Fig 7. Simulation results of 6:3 Reversible MUX when $V_{d d}$ is $1 v$ and power dissipation is 4.8 uW


Fig 8. Simulation results of 3:3 Reversible D flip-flop when $\mathrm{V}_{\mathrm{dd}}$ is 1 V and power dissipation is 8.3 uW


Fig 9. Simulation results of 2 bit Reversible RCA when $\mathrm{V}_{\mathrm{dd}}$ is 1 V and power dissipation is 10.52 uW

International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering ISO 3297:2007 Certified
Vol. 5, Issue 4, April 2017


Fig 10. Simulation results of 8 bit Proposed Reversible CSLA using D-latch


Fig 11.Simulation results of proposed Reversible CSLA power dissipation curve, calculated as 94.58 uW

## 5. MATHEMATICAL ANALYSIS FOR N-BIT PROPOSED REVERSIBLE CSLA

5.1 Number of Gates (NOG)

In order to calculate number of gates used, this paper count all gates used in individual cell. To design 6:3 RMUX used three RMUX where each is designed using one F gate. To design 2-bit RRCA used two RFA where each designed using two PG gates. To design 3:3 RDF used three RDF where each designed using one F gate and two FG gate. To calculate NOG for n -bit proposed CSLA following equation deduced

$$
\begin{align*}
\mathrm{NOG}_{\mathrm{n} \text {-bit }} & =\mathrm{n} / 2 \mathrm{NOG}_{\text {RRCA }}+(\mathrm{n}-2) / 2\left[\mathrm{NOG}_{3: 3 \mathrm{RDF}}+\mathrm{NOG}_{6: 3 \mathrm{RMUX}}\right] \\
& =\mathrm{n} / 2\left[2 \times \mathrm{NOG}_{\mathrm{RFA}}\right]+(\mathrm{n} 2) / 2\left[3 \times \mathrm{NOG}_{\mathrm{RDF}}+3 \mathrm{NOG}_{\mathrm{RMUX}}\right] \\
& =\mathrm{n} / 2[4]+(\mathrm{n}-2) / 2[12] \\
& =8 \mathrm{n}-12 \tag{1}
\end{align*}
$$

### 5.2. Garbage Output (GO)

Now, the total Garbage Output i.e. unusedoutputs, required for proposed n-bit reversible CSLA is given by the following expression

$$
\begin{aligned}
\mathrm{GO}_{\mathrm{n} \text {-bit }} & =\mathrm{n} / 2 \mathrm{GO}_{\mathrm{RRCA}}+(\mathrm{n}-2) / 2\left[\mathrm{GO}_{3: 3 \mathrm{RDF}}+\mathrm{GO}_{6: 3 \mathrm{RMUX}}\right] \\
& =\mathrm{n} / 2\left[2 \times \mathrm{GO}_{\mathrm{RFA}}\right]+(\mathrm{n}-2) / 2\left[3 \times \mathrm{GO}_{\mathrm{RDF}}+3 \times \mathrm{GO}_{\mathrm{RMUX}}\right] \\
& =\mathrm{n} / 2[8]+(\mathrm{n}-2) / 2[12]
\end{aligned}
$$

## IJIREEICE

International Journal of Innovative Research in Electrical, Electronics, Instrumentation and Control Engineering ISO 3297:2007 Certified
Vol. 5, Issue 4, April 2017

### 5.3 Quantum Cost (QC)

The quantum cost for n -bit proposed reversible CSLA

$$
\begin{align*}
\mathrm{QC}_{\mathrm{n} \text {-bit }} & =\mathrm{n} / 2 \mathrm{QC}_{\mathrm{RRCA}}+(\mathrm{n}-2) / 2\left[\mathrm{QC}_{3: 3 \mathrm{RDF}}+\mathrm{QC}_{6: 3 \mathrm{RMUX}}\right] \\
& =\mathrm{n} / 2\left[2 \times \mathrm{QC}_{\mathrm{RFA}}\right]+(\mathrm{n}-2) / 2\left[3 \times \mathrm{QC}_{\mathrm{RDF}}+3 \times \mathrm{QC}_{\mathrm{RMUX}}\right] \\
& =\mathrm{n} / 2\left[2 \times 2 \mathrm{QC}_{\mathrm{PG}}\right]+(\mathrm{n}-2) / 2\left[3 \mathrm{QC}_{\mathrm{F}}+2 \times \mathrm{QC}_{\mathrm{FG}}+3 \times \mathrm{QC}_{\mathrm{F}}\right] \\
& =\mathrm{n} / 2[16]+(\mathrm{n}-2) / 2[21+15] \\
& =26 \mathrm{n}-36 \tag{3}
\end{align*}
$$

### 5.4 Power Calculation

The total power for proposed n-bit reversible CSLA is given by the following expression

$$
\mathrm{P}_{\mathrm{n} \text {-bit }}=\mathrm{n} / 2 \mathrm{P}_{\text {RRCA }}+(\mathrm{n}-2) / 2\left[\mathrm{P}_{3: 3 \mathrm{RDF}}+\mathrm{P}_{6: 3 \mathrm{RMUX}}\right]
$$

With help of cadence virtuoso this paper calculated power for each and every individual logic block and observed as $\mathrm{P}_{\text {RRCA }}=10.52 \mathrm{uW} ; \mathrm{P}_{3: 3 \mathrm{RDF}}=8.34 \mathrm{uW} ; \mathrm{P}_{6: 3 \mathrm{RMUX}}=4.8 \mathrm{uW}$

$$
\begin{align*}
\mathrm{P}_{\mathrm{nbit}} & =[\mathrm{n} / 2[10.52]+(\mathrm{n}-2) / 2[8.34+4.8]] \mathrm{uW} \\
& =[11.9 \mathrm{n}-13.14] \mathrm{uW} \tag{4}
\end{align*}
$$

### 5.5 Delay Calculation

Total delay for proposed n -bit reversible CSLA is given by the following expression

$$
\mathrm{D}_{\mathrm{n} \text {-bit }}=\mathrm{n} / 2 \mathrm{D}_{\text {RRCA }}+(\mathrm{n}-2) / 2\left[\mathrm{D}_{3: 3 \mathrm{RDF}}+\mathrm{D}_{6: 3 \mathrm{RMUX}}\right]
$$

With help of cadence virtuoso this paper calculated delay for each and every individual logic block and observed as $\mathrm{D}_{\text {RRCA }}=0.28 \mathrm{~ns} ; \mathrm{D}_{3: 3 \mathrm{RDF}}=0.0144 \mathrm{~ns} ; \mathrm{D}_{6: 3 \mathrm{RMUX}}=0.075 \mathrm{~ns}$

$$
\begin{align*}
& \mathrm{D}_{\mathrm{n} \text {-bit }}=[\mathrm{n} / 2[0.28]+(\mathrm{n}-2) / 2[0.0144+0.075]] \mathrm{ns} \\
& \quad=[0.1847-0.0894] \mathrm{ns} \tag{5}
\end{align*}
$$

| Model | Power(uW) |
| :---: | :---: |
| Irreversible 8-bit CSLA using D-Latch | 160 |
| Proposed Reversible 8-bit CSLA using D-Latch | 92 |

Table 1. Comparison of two models with power

## 6. CONCLUSION

Power is the main parameter while designing any VLSI circuits. This paper proposed n-bit reversible CSLA using Dlatch which consumes less power, as comparing with irreversible CSLA using D-latch [9]. Proposed novel reversible CSLA has $8 \mathrm{n}-12$ number of gates and power consumption is [11.9n-13.14] uW. It means proposed $n$-bit reversible CSLA power reduction is reduced by $66 \%$ compared with [4]. Garbage output, quantum cost and delay of proposed nbit CSLA is $10 \mathrm{n}-12,26 \mathrm{n}-36,[0.1847-0.0894] \mathrm{ns}$ respectively. Design and simulations are performed using cadence 90 nm technology.

## REFERENCES

[1] Landauer, R.: 'Irreversibility and heat generation in the computational process', IBM J. Res. Dev., 1961, 5, pp. 183-191.
[2] Bennet, C.H.: 'Logical reversibility of computation', IBM J. Res. Dev., 1973, 17, pp. 525-532.
[3] A. Tyagi, "A reduced area scheme for carry-select adders",IEEE Trans. on Computer, vol. 42, pp. 1163-1170, 1993
[4] Design of Compact and Low Power Reversible Comparator, 2015 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT).
[5] B.Ramkumar,H.M.Kittur,and P.M.Kannan,"ASIC implementation of modified faster carry save adder,", Eur.J.Sci.Res.,vol.42,no.1,pp5358,2010.
[6] T.Y.Ceiang and M.J.Hsiao,"Carry select adder using single ripple carry adder," ,Electron.Lett,. vol.34,no.22,pp.2101-2103,oct. 1998.
[7] Y.Kim and L.S.Kim,"64-bit carry select adder with reduces area," Electron.Lett.,vol.37,no.10,pp.614-615,May 2001.
[8] IEEE transaction on very large scale integration system,"Low-Power and Area efficent Carry select Adder,"B.Ramkumar and Harish M.Kittur,vol.20,no.2,Feb 2012.
[9] S.A.Mashankar,B.D.C.ESevagram,R.D.Kadam,B.D.C.ESevagram,P.R.Indurkar,B.D.C.E. Sevagram,"Power Efficient Carry Select Adder using D-Latch," International Research Journal of Engineering and Technology.
[10] HIMANSHU THAPLIYAL and NAGARAJAN RANGANATHAN,"Design of Reversible Sequential Circuits Optimizing Quantum Cost, Delay, and Garbage Outputs.

